# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(11) 日本位界共介(17)

### m公開特許公報 (A)

(1) (1) 中共工程公司 (2) 中央

特開平8-125066 ((1))2MB #REK (1996) SA17B

GDIAL CL.

监别配号 疗内复理器号

F I

在新名乐业系

HOIL 13/11

13/:1

4 6921-4E

HOIL 13/12

君里辞求 永恭太 辞求項の数4 FD (全7度)

(11)生血64

MM#6-284536

(11)比赛日

平成6年(1994)10月26日

(71)出版人 000002897

大台本的製器或鱼丝

复家在新修区市省出京町一丁目 1 章 1 号

(73) 見明者 八木 岩

黑黑色新度区市省此党打一丁县 1 县 1 号

大日本即制品式企业内

(73) 克莱尔 森田 证罪

更更都新在在市家企业的一下81819


大日本印刷的双金丝内


(74)代管人 异层士 小宫 炸员

(54) 【兄弟の名称】旅口対止型を高な以便とそれに思いられるリードフレーム。及び形容対止型平温な気量の製造方法

#### (S1) (E3)

(書的) 芝なる智度対比型半端原象圏の高温液化、高級風化が求められている中、半温体を選択ッケージサイズに対けるテップの占定率を上げ、半端体系型の小質化に対応させ、共同に反反のTSOP等の小質パッケージに翻載であった芝なる多ピン化を実装した複数例止量半額体銀匠を提供する。





(以アオスの火色)

(投水項1) 半米化ま子の女子外の匠に コははま子の母子と皮条的には称するための内閣 は子材で、本は作者子の母子れの匠へ選交して外配へと向く外配匠第への移成のための外部母子群と、母紀内部母子群と外型様子部とを連結する様式用上外配とも一体としたリード部を検索器、地域は単規層を介して、世界して登りであり、直つ、回路基本等への実実のためり年田からなる外部食糧を利託性数のをリードの外部様子部に連ねさせ、少なくとも同紀年田からなる外部を見の一世に申算型より外に自由には中間ではより外には出る世ではけていることを外応とする数据別は登事場体を生

【は太原2】 は太原1において、年後は京子の原子は 年退は京子の双子匠の一丸の辺の以中心起源上にそって 配置されており、リードがは沈京の成子を挟むように対 南し向記一対の辺においなけられていることを何度とす も出路付止数年3年3年3。

(は水理3) 年本はま子のは子と電気的におまてった めの内部以子部と、力配区以とは及てったのの方式以子 部と、前近内は電子部と力型以子配とを選及する作用リード 一ド氏とを一体とし、は力数は子割を、ほぼリードがも 介して、リードフレーム医から区文でも一方向的に交出 をせ、対向し先は原向士で運は配を介してはまする一対 つ内部以子がをはながけており、立つ、その配立子がの ち続で、は成リード郎と選及し、一体として全体を保 でも方が配き立けていることを料定とするリードフレー

【魏宋福4】 単語体気子の菓子飮の節に、単語体象子 1 第子と電気的に基礎するための内を終子群と、年齢は 子の裙子側の面へを交してかあへと向く外包包装への 18 現のための外数以下部と、北北大都は子製と力を選子 とを超越するほぼリード部とも一体とした在他のリー 鮮とモ、心味性を北岸モガして、配きしてなけてお . 星つ. 密路基ビ年への天尽のための半部からなるか 竜艦を収記技数のもリードの外部は子部に直絡をせ、 なくとも母兄年田からなるの部名名の一名は智慧部と 外部に高出させて及けている智慧対点型平域体制をの 2万基であって、少なくとも、 (人) エッテング加工 で、中午体質子の電子と写真的に名詞するための内部 予据と、外部回答と指摘するための方式電子点と、パー() 7部級子部と外谷は千郎とも夏季する住民リード的と 一体とし、双外観光子献も、作品リード配を介して、 "ドフレーム面から言文すら一方向れに只出させ、ガ ・。先戦部終土で連絡祭モ介しては反する一対の内閣は 「毛栓反応けており、且つ、各力容易子包の方象で、 !リード蘇と連絡し、一年として全年を卒みてる力の 及けているリードフレームも作句する工程。(B) (リードフレームの外盤電子を供てない面(含品)に :好を設け、打ちはき金型により、共用する内盤電子

けられた足材以とも目をはき、リートフレー人のにもは かれた気分が平式はますの第一部にくらようにして、成 記録者はもかして、リートフレームを中をも四は至子へ 原はする工程。(C)リードフレームのもの気を含む不 質の部分を打ちはまる数によりのが終去する工程。

(D) 年高年至子の電子部と、切断されて、その日ま二へ信仰された内閣電子駅の元本部ともワイヤボンディングしたほに、解理により方面展示制度のみそ方面に自由ってではそれ止する工程。(E) 取記が取り目出した方面を発子製匠に平田からなら方面ではそれ似ても工作。とも含むことを外面とする原理料止数を追ばなるのなる方面。

(見外の打雑な医療)

100011

【意案上の利用分計】本民味は、年返れますも存在する 複算計止型の単点は表像(プラステックパッケージ)に 減し、時に、女はを皮を向上させ、まつ、多ピン化に力 応できる半温はなまとその料理方法に成する。 【0002】

【双果的技術】近年,年基督权基础,尽象技化,小型化 住所の進歩と電子無対の条件数化と見得足小化の傾向 (特長) から、LSIのASICに代目されるように、 ますます悪悪状化、本義共化になってきている。これに ぜい。リードフレームを無いた対比型の4名はままプラ ステックパッケージにおいても、その意見のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.ライド ぎょじ) のような意思実装型のパッケージを 権で、TSOP (Tin Small Outline Package) の鉄丸による荷型化モ王雄としたパ ッケージの小型化へ、そらにはパッケージ内閣の3 4元 化によるチップせめ効果由上を目的としたLOC(Le ■d On Chip)の鉄道へと建築してせた。しか し、复数対止数単端非常度パッケージには、高量性化、 本意義化ととしに、女に一層の多ピン化、有気化、小型 たが求めらており、上記を乗のパッケージにおいてもチ ップ外点部分のリードの引き回しがあるため、パッテー ジの小量化に維井が見えてきた。また、TSOPBの小 型パッケージにおいては、リードの引き回し、ピンピッ テからタビン化に対しても離れが見えてせた。 100031

には思めてSOPをの小型パッケージに容易であった更 なう多ピン化を実現しようとするものである。

100041

【は越モ経失するための手段】よ見味の配理対止要は選 化基度は、本名は京子の世子劇の面に、本名は京子の選 子とな気的に基盤するための内部是子部と、平温はま子 の以子別の面へ区欠してガジへと向くガガ后背への推定 のための外部被子群と、原見内部電子間と外部電子話と モ運得する技成リード側とモー体とした社会のリード部 つ。但は基礎等への決定のための本田からなる方式を基 そ前足を食の古り一ドの方式は子芸に温量させ、少なく とも氏記年田からなる方葉電塔の一部は果森家より方部 に食出させて立けていることをH目とするものである。 後、上記において、内容電子器と力を電子器とモーなど した江東のリード部の配列を中間の急子の電子似面上に 二次元的に配列し、力和党皇机モキ出ボールにて形成す SCEELDBOA (Ball Crid Arra ソ) タイプの推路対比型半端は基準とすることもでき

【0005】そして、上記において、平黒は黒子の電子 は中部食ま子の菓子店の一丸の辺の耳中心を終上にそっ て配配されており、リード部は営泉の選子を挟むように 対向し前記一対の辺に沿い立けられていることを発度と するものである。また、ま党明のリードフレームは、訳 蘇針止収率級体系表別のリードフレームであって、平息 体菓子の菓子と電気的に認識するための内部電子群と、 外部団背と住民するための外質性子思と、 お記内部総子 部と外部選予部とそ近はするは及り一ドロとモー体と し、以び以降を終る。 は親リード部を介して、リードフ 30 レール最から就又下る一方向側に突出させ、大向し先輩 製剤士で連絡部を介して世紀する一対の内閣は子部を及 私意けており、 点つ、 もの部電子部の方向で、 は戻り一 ド郷と延延し、一体として全体を依持する外の部を設け ていることを共産とするものである。角、上足リードフ レームにおいて、六郎電子部と力部電子部とそれを重ね 丁るほぼリード 多とモー体とした組みを世歌リードフレ ーム部に二次元的に配列するしておぼすることにより8 GA (Ball Grid Array) 947083 対止数年端存在を展示のリードフレームとすることもでき (8 .

【0006】 本民味の飲料計止収申着体収度の製造方法 は、中国作品子の菓子側の間に、中国作品子の菓子と見 気的に起源するための内部増予部と、年年は至予の組予 製の者へ巨文してお思へと向くおが音易への意味のため の外部位子部と、 以記内部原子書と外部位子部とそ為体 する後属リード部とモー你とした元気のリード部とモ、 絶異性者以后を介して、自写してごけており、主つ、他 英島低等への支出のための4日からなられませまも吹之 を食のちリードのりはは千年におなった。 ルバノン・ハール

夏季医からなる方面で低の一番は倒存はようられる点と させて低けている新春日正常年後の民間の経亡方法です って、少なくとも、(A)ニッテングに工にて、 年 ai u ま子の本子と名気的に以降するための内部 母子 ほと、 ち 部伍集と発技するための外型度子はと、 約22円部以子は とれれ世子民とを選びても方だりート民とモー年とし、 なお鮮な子郎を、日夜リード郎を介して、 リードフレー ム都から正文する一方向的に兵士させ、 月向し 元歳 献馬 主て書具属を介しては民てる一月の内は双子 取をお言な たを、絶縁経常な層を介して、思想して広げており、直(10)けており、直つ、もれを紹子型の方式で、技术リート部 と連貫し、一年としてまなもほ所する力な死を立けてい ろりードフレームモガミする工業。(8) 野足リードフ レームのガヌ双子京倒でない面(灰面)に 地名 なぞれ け、月5日を金型により、対向する内部電子収集士を推 数する連絡部とは連絡目に対応する位置に立けられた地 中午と七月5ほぞ、リードフレームの月5ほかれた部分 が年退は息子の量子思にくるようにして、私名作年北モ 介して、リードフレーム全体モキ温はエテへ原数する工 権。(C)リードフレームの力な耳を含む不复の部分を 18 打ち吹き金少により切割対金する工程。(D) 半端 体景 子の電子長と、切断されて、半年は菓子へな気された内 狐狸子似の先輩感とモワイヤボンデイングした 比に、 訳 雄によりの意味子が花のみその葉に意出させて全体を封 止する工程。(E) 食忍が胃に食出した外部幾乎部底に 平田からなうり思考者をかねてる工艺。 とそさ ひことそ 料理と下ろものである。

(0007)

【作用】ま見明の祝草州止安丰福井を図は、上記のよう な状態にすることにより、本意な名はパッケージサイズ におけるテップの占さ早も上げ、中毒は単位の小型化に 対応できるものとしている。 かち、半年常女性の国共基 版への食品を仕毛住成し、世界各版への実現を皮の向上 を可能としている。なしくは、内閣領子部、外部電子部 とモー体としたな音のリード目を中毒体室子書に始め後 らっこせかして発定し、 ぶ足力を増子をに 半部からなる 外部電気部を延縮させていることより、名配の小型化モ 黛成している。そして、上記の書からなる外部電信部 を、卓越都は午回には平行なるで二次元的に配択するこ とにより、甲基甲基基の多ピン化を可能としている。 4 最からなる力量を包括モキロボールとし、二次元的には 外部電響器を配押した場合にはBGAタイプとなり、 # 進作意思の多ピン化にも対応できる。また、上記におい て、中華作品千の娘子が申请はまその娘子匹の一分の辺 の基中心部界上にそって配包され、リード部は複数の第 子を集むように共向しれ足一分の辺にむい立けられてお り、産業な果満とし、量素性に避した供達としている。 本党界のリードフレームは、上足のような映成に てるこ とにより、上記祭祭別止盟を集合祭祀の製造を可能とす るものであるが、過せのリードフレームと展界のエッチ

【実施例】本見明の単設別止型丰原体単位の実施例を以 下、回にそって京明する。回1(4)は主文を外帯なけ 止型中国体製業の制度数は区であり、図(6)は資金 の森後のである。国1中、100に甲段打止を本正な法 産。101は半定は世子、102はリード点、102A は内盤双子型、102Bは丸気度子型、102Cは皮皮 10 リード部、101Aに双子房(パッド部)、103ほフ イヤ、104は絶縁は思り、105は世世界、106は 半田(ベースト)からなるガロ電気である。 本食契約者 蘇封止型半退休器産は、延延するリードフレームを用い たもので、内部度子部102人、力部基子部1028モ 一体としたし牛型のリード部102そ多数キョロミ干! 0.1 上に始後後要将10<モ介してが厳し、息つ、方面 位子記1028元に今田からなるの名を任を形定む10 5 より丸食へ突出させて立けた。パッケージを住が料料 選び名法の面接に特当するだけ打止製料名は基礎であ り、回答名匠へ店立される点には、半田(ペースト)を 応収、固化して、外部電子第1028かの 家庭科と党集 的比较级老九名。本文指表明探讨止至平高许多老位、国 1(b)に示すように、単名はま子101の電子部(パ ッド部)101人は年曜日ま子の中心はしはそろれ向し て2日づつ。中心はしに取って記載されており、リード 第1026、内部電子部102人が前記電子器(パッド 盤)に思った位置に半部株式手101の部の方気に中心 可を放み対向するように配置されている。 力量選予制 ) 0.2.8は内部銀子部102人からは戻り一ド部102C を介して紹介で収収し、ほぼま業を出手の創品をでに渡 った位置で中央的工学部に官欠する方向に、 び戻りード 1020がレギに合かり、方式は子思1023は七の丸 ■に収回し、半年年息子の底に平方な医方向で一よ元的 :配列をしている。かち、中心はしも挟みて凡のの展展 <sup>1</sup>器102日の配列を放けている。そして、多力が成子 『仁蓮越させ、年田(ベースト)からならのゴモ岳!0 ・毛朝政制105よりの制に点出させて及けている。

1. 発展接着材 | 0 4 としては、 1 0 0 m m m のポリイド系の熱可塑性が足取出 M | 2 7 C (8 立化点は反射 10

と言)も思いたが、心には、シリコン変れポリイミド( TA1715 (住まへークライト株式を住) や単度化学 是专见HC52C0(巴州京总员长金儿及款) 不可力性 げられる。上応常延角では、 中田ペーストからなる力量 で属であるが、 この気がはま 色ボールに代えてしまい。 内。本実先的総理計止気率退作之間は、上足のように、 パッケージを住か数半点保管のの正体に接着する。心理 的に小型化されたパッケージであるが、最み万円につい ても、私)、0mm乗以下にすることができ、尽気も向 共に連爪できるものである。 本文 現然においてはれ 都な 目載を、4点件多子の電子器(パッド素)において界に 尼贝したが、中国住民子の菓子の位在モニ次元的に配成 し、天皇皇子郎と外部麾子貫との一体となった最みを攻 12、本選兵皇子の庶子を制に二次元的に配共して存立す ることにより、中枢は至子の、一層の多ピン化に十分対 ST . L

【0009】 広いで、本見明のリードフレームの玄奘的 を書げ、名にもとづいて広気する。本具最終リードフレ 一ムは、上尺天筋疾を退伏させに思いられたものであ る。第2は実見例リードフレームの平差数を示すもの で、割2中、200はリードフレーム。201は六郎は 子名。20212万部第千章。20312征及リード数。2 0.4は混ね事。2.0.5 は力や悪である。リードフレーム は428金(Ni42%のFc8金)からなり、リード フレームの反さは、穴部離千貫のある尺穴部でり、05 mm。介質能予度のある原典器で O 。 2 mmである。内 毎曜子部の対向する先輩を民士を連結する連結部205 も召典(0、05mm歩)に形成されており、使述する 本基件鉄道もか製する無の打ちはき金数にて打ちはきし まい調剤となっている。 本実定例では外部総子例202 38 は九状であるが、これに産業はされない。また、リード フレームタ付として42合金を無いたがこれに発定され ない。似るさまでも良い。

【0010】 次に、上記実施内リードフレームの包込方 及を配を思いて原意に放映する。 思々は主意無例リードフレームを創造した工程を示したものである。 見て、 4 2 8 金(N(42 8 の P e 8 金) からなる。 第20、 2 mmのリードフレーム解析300を印度し、低の出版を探問等を行い及く成件的第した(即2(4)) 後、リードフレームを終300の展表に成代代のレジスト301を全面し、行法した。(即3(b))

次いで、リードフレーム まは300の無底から所定のパ ダーン群を用いてレジストの所定の質分のみに腐光を行った後、製造必要し、レジストパターン301人をお成した。(図3 (c))

高レジストとでしば京京市化系統会社館のネガ監査状レジスト(PMEKレジスト)を世界した。次いで、レジストパターン301人を副政部党隊として、57°C、48ホーメの総化第二級水政部にで、リードフレーと会対300の開催からスプレイエッチングして、おお申は

の年前はか配ではデモバシリートフレーニをはなした (23 (c)), 62 (b) 04, \$20A) - A2E おける必要なである。このほ、レジストを水乗した住。 氏件処理を取したは、 原之の世界(内部以子配分を含む 傑成)のみに北メッキ必理を行った。(四3(e)) 角、上記リードフレームの普通工法においては、図2 (b) に示すように、なた都と展皮部をお成するため、 方部電子形成を飲からのエッチング (常台) を多く行 い、反対症状からは少なのにエッチング(食食)を行っ た。また、セメッキに代え、母メッキやパラジウムメッ 10 キでも長い。上記のリードフレームの貫達方法は、1ヶ の半点は久まをは似てらために必要なリードフレーム! ケの製造方法であるが、選末は主意位の高から、リード フレール単はモエッテングのエするは、何2にボナリー ドフレームを複数機器付けした状態で作品し、上記の工 姓を行う。この場合は、回2に元十九齢第205の一郎 に進みてるおは(尼示していない) モリードフレームの 外側に受けて低りけばせとする。

【0011】 本に、上記のようにして作者されたリードフレールを無いた。本見紙の実施が出版を主は住民産の設定方法の実施の実施がある。図4は、本実施制限が出版を整にそって放紙する。図4は、本実施制限が出版を整定は住宅ができる。図3に示すようにして存在されたリードフレーム400の外部電子図402を成都(点面)と対所する意思に、ボリイミド系無理化型の発品性な材(テープ)401(8立た成体式を世紀、HM122C)を、400°C。6Kg/m°で1、0か尺圧をして以りつけた「図4(a))。この以等の平面図を図5に示す。このは行うはき企型405A、405Bにて(図4(b))、別のする内部減予部の失政部を登出する選及は403と、10両する内部が出来をして、10両する内部が出来をして、10両する内部が出来をして、10両数分の総量をは(テープ)401とその方法にして、(図4(c))

次いで、外や门ちはをおよび圧を用止型406人、406日を用い、外の割404をさび不甘の配分を切り起て(間4.(d))と出物に、延伸性を以404を介して本等体系や407上にリード割408の急圧をを行った。(簡4(e))

間。この個名(d)に示す。存成リードと意味してリードフレーム全体を支えているのには204を含むな不振の部分を切り取しば、複数が止した役に行っても良い。この場合には、過まの事産リードフレーとを思いたQFPパッケージ等のようにダムバー(個点していない)を取けると良い。リード部4)0 モロ田田子(1)へに対した後、ワイヤー(1 4 1 1 A とリード部4)0 の円立成子(パッド)4 1 1 A とリード部4)0 の円立成子(1 0 A とを電気的には対した。(四4(1))その後、死亡の企業を用い、エボキシ系の管理4)5 でリード部41 0 の月底は子部4)0 8 のみを変比をせて、全体を対止した。(即4(g))ここでは、お用のを型(保証していない)を思いたのに

及文の面(外別は子客)を見しから月止てされば、まてしてを受ける要としない。次いで、身出されている方式 以子郎410日上に年田ベーストをスクリーンが制により無本し、中田(ベースト)からなる方式は「416を作品し、本見頃の解析別人企製を確保を復を作品した。 (四4(h))

四、年田からならの取収様々16の作台は、スクリーンの別に確定されるものではなく、リフローまたはポッテイング等でも、色質差板と半途は変定との作品に必要な 集の年田が持られれば良い

#### [0012]

#### 【四面の原本な政制】

【四1】 天写例の複数打入型年温体影響の根据が感覚及 び質解成斗器

【母2】 大馬州のリードフレームの年面田

【図3】 大気候のリードフレームの収益工会会

【御4】大馬町の旅館対止室中場件高級の製造工協図


(即 5) 実質的リードフレームに絶益性をおった けた状態の単面図


#### 【符号の立味】

(M T OZ	. <del>41</del> .)
100	医器制止侧半定体区理
101	- 48 N B 7
1014	概予部 (パッド部)
102	リード番
1 0 2 A	- MEST- S
1 0 2 B	<b>外面和干型</b>
102C	ひまりード部
103	714
104	<b>的账款者料</b>
1,0 \$	. MAR
106	中間(ベースト) からならガ
S IE	•
200	リードフレーム
2 0 3	<b>六郎司子郎</b>
202	· 的复数干酪
203	存化リード事
204	2.4 年
2 v 's	n e s
300	リードフレームまれ
3 0 1	レジスト

#### RM#1-: 25044

	•		
J 0 J A	<b>你就弟子说</b>		10
3 0 3 B	5. 第二章 8.	405A. 405E	
3 0 4	正方面	406A. 406B	E BIISUE BLUEBREZ
3 0 5	まメッキ部	4 1 0	リードは
306	n n u	4 1 0 A	内似地子里
4 0 0	リードフレーム	4 1 0 B	<b>外就双干就</b> ,
401	た最後を4(テープ)	4 1 0 C	技能リード的
4 0 2	5 武功于 55	4.1.1	半端作業子
4 0 3	204	411A	<b>ウィャー</b>
		4 1 5	# D





Japanese Patent Laid-Open Publication No. Heisei 8-125066

#### [TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame
Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

#### [CLAIMS]

- 1. A resin encapsulated semiconductor device 10 comprising:
  - a semiconductor chip;
- a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
  adhesive interposed between the semiconductor chip and the

  leads, each of the leads including integral portions, that
  is, an inner terminal portion adapted to be electrically
  connected to an associated one of terminals of the
  semiconductor chip, an outer terminal portion extending
  outwardly in a direction orthogonal to the terminal-end
  surface of the semiconductor chip and adapted to be
  connected to an external circuit, and a connecting lead
  portion adapted to connect the inner and outer terminal
  portions to each other: and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

#### 3. A lead frame comprising:

10

15

- a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
  being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

2.5

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (3) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the schiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

20

5

10

## [DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

#### 10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, miniaturization and of encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

10

5

#### [SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

#### 10 [MEANS FOR SOLVING THE SUBJECT DATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can be encapsulate. embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of semiconductor chip, an outer terminal portion adapted to be

10

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

5

10

15

20

25

. Jakens . I.

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Contract State of

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

#### [FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

. 10

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

#### [EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin emcapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B, a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

resin mentioned above, the encapsulated As semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

10

15

20

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for units lead frame corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will described. Fig. 4 illustrates the method fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m<sup>2</sup> for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

#### [EFFECTS OF THE INVENTION]

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.